
IDT70V3389S
High-Speed 64K x 18 3.3V Dual-Port Synchronous Pipelined Static RAM
Industrial and Commercial Temperature Ranges
Description:
The IDT70V3389 is a high-speed 64K x 18 bit synchronous Dual-Port
RAM. The memory array utilizes Dual-Port memory cells to allow
simultaneous access of any address from both ports. Registers on control,
data, and address inputs provide minimal setup and hold times. The timing
latitude provided by this approach allows systems to be designed with very
short cycle times. With an input data register, the IDT70V3389 has been
optimized for applications having unidirectional or bidirectional data flow
Pin Configuration (1,2,3,4)
in bursts. An automatic power down feature, controlled by CE 0 and CE 1,
permits the on-chip circuitry of each port to enter a very low standby power
mode.
The 70V3389 can support an Ioperating voltage of either 3.3V or 2.5V
on one or both ports, controllable by the OPT pins. The power supply for
the core of the device (V DD ) remains at 3.3V.
1
2
3
4
5
6
7
8
9
10 11
12
13 14
15
16 17
12/12/01
I/O 9L
NC
V DDQL
NC
NC
V SS
I/O 9R
V SS
V SS
NC
V DDQR
I/O 10L
NC
V SS
V DD
NC
NC
NC
NC
A 15L
NC
A 13L
A 14L
A 11L
A 12L
A 9L
A 10L
A 7L
A 8L
NC
UB L
LB L
NC
CE 0L
CE 1L
V DD
V DD
V SS
V SS
OE L
CLK L
ADS L
R/ W L
CNTRST L
CNTEN L
A 5L
A 6L
A 3L
A 4L
A 1L
A 2L
V DD
A 0L
V SS
V DD
NC
OPT L
V DDQR
I/O 8R
V DDQL
NC
I/O 8L
NC
I/O 7L
V SS
NC
V SS
I/O 7R
A
B
C
D
I/O 11L
NC
V DDQR I/O 10R
I/O 6L
NC
V SS
NC
E
V DDQL
NC
I/O 11R
V SS
NC
I/O 12L
V SS
NC
V SS
NC
I/O 6R
V DDQL
NC
I/O 5L
V DDQR
NC
F
G
V DD
NC
V DDQR I/O 12R
70V3389BF
V DD
NC
V SS
I/O 5R
H
V DDQL
I/O 14R
NC
V DDQL
NC
V DD
V SS
I/O 14L
NC
V SS
V SS
I/O 13R
V DDQR
I/O 15R
NC
V SS
V SS
I/O 13L
V SS
I/O 15L
BF-208 (5)
208-Pin fpBGA
Top View (6)
V SS
I/O 3R
NC
V SS
I/O 1R
V DD
V DDQL
I/O 3L
NC
V DDQL
V SS
I/O 4R
V SS
I/O 2R
NC
V DDQR
V SS
I/O 4L
V DDQR
I/O 2L
J
K
L
M
N
I/O 16R
I/O 16L
V DDQR
NC
NC
NC
A 12R
A 8R
NC
V DD
CLK R CNTEN R
A 4R
NC
I/O 1L
V SS
NC
P
V SS
NC
NC
I/O 17L
I/O 17R
V DDQL
NC
V SS
NC
NC
A 13R
A 14R
A 9R
A 10R
NC
UB R
CE 0R
CE 1R
V SS
V SS
ADS R
R/ W R
A 5R
A 6R
A 1R
A 2R
V SS
V SS
V DDQL
NC
I/O 0R
V SS
V DDQR
NC
R
T
V SS
NC
V DD
NC
A 15R
A 11R
A 7R
LB R
V DD
OE R CNTRST R
A 3R
A 0R
V DD
OPT R
NC
I/O 0L
U
4832 tbl 02
NOTES:
1. All V DD pins must be connected to 3.3V power supply.
2. All V DDQ pins must be connected to appropriate power supply: 3.3V if OPT pin for that port is set to V IH (3.3V), and 2.5V if OPT pin for that port is
set to V IL (0V).
3. All V SS pins must be connected to ground supply.
4. Package body is approximately 15mm x 15mm x 1.4mm with 0.8mm ball pitch.
5. This package code is used to reference the package diagram.
6. This text does not indicate orientation of the actual part-marking.
6.42